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Abstract 
A novel isolated Modular Multilevel Converter that allows low voltage DC (LVDC) to 
medium voltage ac (MVAC) power transmission is proposed in this dissertation. The 
proposed topology is composed of a primary inverter and a collection of sub-modules. 
Each sub-module is composed of a high-frequency transformer, a diode bridge rectifier, a 
capacitor, and a half-bridge cell. The sub-modules are arranged in a three phase MMC 
configuration where the output of each sub-module is the half-bridge cell. The inputs of 
all sub-modules are connected to the primary inverter via a high-frequency bus bar. Each 
sub-module is capable of generating its own isolated DC voltage by tapping into the high-
frequency bus bar. The galvanic isolation between the MMC side and the input of the 
inverter, and the unidirectional power flow, is ideal for use with PV panels. The proposed 
solution allows for scalability with the possibility of reaching MVAC, making it an ideal 
converter for large scale PV power plants. With the use of high frequency transformers 
the proposed topology can be built small and lightweight, allowing it for other 
applications. One example is as a converter for wind energy systems where the reduce 
size and weight can allow the converter to be located in the hub of smaller wind turbines. 
This strategy allows the turbine to transmit high voltage power at lower current levels, 
hence reducing the cable thickness and the conduction losses associated with it.  
In this dissertation, a detail analysis of the proposed topology, simulations and 
experimental results are shown. Simulations were created using the PLECS tool set in 
Matlab/Simulink. The hardware prototype is a proof of concept design to operate at 1kW, 
with an input of 100 V, and a 9-level output voltage with a ± 200 V limit. A total of 24 
sub-modules were created, 8 for each phase of this three phase converter. Two 
alternatives for the MMC cell are proposed, a half-bridge solutions and a full-bridge 
solution, although only the first is developed in hardware. It is shown through simulation 
and experimentation that the average values of the capacitor voltages are self-balanced, 
and no additional balancing algorithm is needed. The simulation and experimental results 
confirm the overall intended operation of the proposed topology.         
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Chapter 1  
1 INTRODUCTION  
1.1 Grid-tied converters for Renewables 
 Motivation 1.1.1
Reduction in the cost of photovoltaic (PV) technologies combined with a recent study 
indicating that solar has the highest potential to meet the load demand of future [2] are 
motivating countries to add PV power plants to their energy portfolio [3]. These PV 
power plants are environment-friendly and can also be grid-friendly by offering voltage 
and power factor regulation, fault ride through, real power control (plant curtailment), 
and frequency control [4], [5]. Recent studies show that intermittence can be overcome as 
new advancements in energy storage control are proposed ([6], [7], [8]). Increasingly 
accurate meteorological data collection allows for improved PV power plant design to 
lower the financial risk and potentially allow PV participation in the energy market [9].      
A typical PV power plant has the components shown in Figure 1.1. The area of 
interest for this dissertation is the grid interface marked as “target section”. The 
conventional grid interface approach is to use a three phase, two level inverter combined 
with a filter and a line-frequency power transformer. This approach has the advantage of 
using technology that has been tested and understood. However, one of its limitations is 
the line-frequency transformer. These transformers can be heavy, expensive, and require 
maintenance if they need to be liquid cooled. Due to their higher power density, high 
frequency transformers (HFT) are smaller, lighter, and potentially cheaper, making them 
more attractive over line-frequency transformers [10]. The use of power electronic 
converters means that high frequencies are already present in the system and that a 
transformer can be used with virtually no drawbacks.  
Injecting unwanted harmonics into the grid creates problems for other 
components in the system; therefore regulations have been placed in order to limit these 
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injections. The simplest way to comply with these regulations is to filter the undesired 
harmonic components out. However, as the system power increases, the filter 
components also increase in size and price, making them more difficult to design and 
build. 
 
1.2 Prior art 
With the increased popularity of PV power plants, many solutions for a grid interface 
converter have been proposed. The most common improvement is the use of HFTs to 
replace the line-frequency transformer. One example is to add a HFT to step up the DC 
link voltage to a HVDC link, but keeping a conventional DC/AC inverter topology [11]. 
While this approach takes advantage of the benefits of an HFT, it still suffers from 
harmonic distortion due to the use of two level inverters.  
An ideal grid-interfaced inverter would produce a sinusoidal output voltage. However, 
these inverters use pulsed square voltages to synthesize the desired sinewave, resulting in 
unwanted harmonics. While the nature of switching converters producing square-wave 
voltages is unavoidable, techniques to minimize the production of unwanted harmonics 
are well known. If multiple cascaded square voltages are used to approximate a 
PV 
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Figure 1.1: Typical PV power plant layout. 
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sinusoidal voltage, the unwanted harmonics can be greatly reduced, such inverters are 
known as multilevel inverters. Depending on the number of levels, a multilevel inverter 
can improve the total harmonic distortion (THD) to the point where either no output filter 
or only a small output filter is needed. One example is a modified cascaded multilevel 
inverter proposed for PV applications in Europe [12]. While a 4 kV flying capacitor and 
series connected H-bridge [13] are finding applications in PV power plants. Another 
multilevel converter that can be found in PV applications is the active-clamp inverter 
[14]. While multilevel inverters can offer a great improvement in THD, they all suffer in 
terms of design, flexibility, and complex operation requirements.  
A modular multilevel converter is based on the same principle of increasing the number 
of levels in the output to reduce the THD. As made apparent by their name, these 
topologies are built from cascaded “modular” circuits that are composed of lower rated 
components. MMC topologies offer many advantages over the non-modular variety: the 
system is more flexible, reliable, and repair times can be greatly reduced by having spare 
modules. These advantages have prompted many researchers to study MMCs over the 
past years [15], [16]. Different configurations of sub-modules have been proposed for 
different applications [17], most of them targeting HVDC lines. MMCs typically require 
voltage balancing to keep every sub-module at the same level [18]. For example, a 
modulation strategy that distributes the load of each sub-module evenly is a popular way 
to balance capacitor voltages (e.g. [19], [20]). If an HVDC MMC doesn’t have balanced 
capacitors, a voltage difference between top and bottom arm leads to circulating currents 
[21].  
The use of MMCs can also be seen in wind energy and some of these converters can be 
applied to PV systems as well. One example is the hybrid MMC [22], where a 7-level 
converter is proposed to interface to the grid. Another, more exotic example can be found 
in [23] where the generator coils are connected to each sub-module. The high-frequency 
magnetic-link medium-voltage converter for wind generation systems found in [24] 
offers modular inverter that can achieve high power density. 
Different MMC topologies have also been proposed to act as inverters for PV systems. 
When different PV modules (or PV zones) are connected into different HFTs, the output 
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can be combined and higher voltages can be achieved [25]. Another topology that follows 
a similar approach is the cascaded Quasi-Z source inverter, where each PV module 
energizes a sub-module [26]. However, in order to achieve high voltages, numerous PV 
modules need to be connected in series, resulting in a system that is very susceptible to 
shading.    
Yet another approach uses a multi-winding HFT, where multiple secondary coils are 
cascaded in an MMC fashion to synthesize the grid voltage as seen in [27] and [28]. 
While this approach offers several advantages, it suffers from the critical disadvantage of 
the transformer not being modular and hard to scale up. As seen in [29], the HFT design 
is more complicated and the number of sub-modules is limited by the number of 
secondary coils that can physically fit in the core. 
 
1.3 Proposed Grid-tie inverter 
A novel configuration of a MMC for a PV power plant application is proposed in this 
dissertation. The proposed topology has a primary converter that is electrically connected 
to every sub-module. Each sub-module is composed of a HFT, diode rectifier, and a 
conventional sub-module (e.g. half-bridge, full-bridge). Simulation results for the 
proposed topology have been presented in [1]. Some of the key advantages of this new 
topology include: a reduction in the system size and weight compared to the use of line-
frequency transformers, reduced THD by having a high number of levels, eliminating the 
need for capacitor voltage balancing, a low input DC voltage with medium to high output 
AC voltage, and zero-current and zero-voltage switching in the primary inverter due to 
50% duty cycle operation (also known as soft switching). 
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Figure 1.2: (a) Primary Converter, single H-Bridge inverter with DC input and HF square voltage 
output. (b) Multiple HFL-SM arranged into a 3 phase MMC. 
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 Primary Inverter (H-bridge inverter)  1.3.1
The primary inverter is shown in Figure 1.2(a). The input of this inverter is a DC voltage 
source of around 1kV, depending on the application. The input source can also be a 
rectified voltage from a wind turbine or the output of a DC-DC converter. The output is a 
two-level square voltage with 50% duty ratio at a frequency in the range of 10 kHz-20 
kHz. The duty ratio is defined in (1).  
 Duty ratio [%]  =  
tS1,S2
tS1,S2+tS3,S4
∗ 100    (1.1) 
where 𝑡S1,𝑆2  is the time both switch 1 and 2 are conducting in one switching cycle. 
Because the duty ratio is 50%, zero-voltage and zero current switching can be achieved. 
This can greatly improve the efficiency and, since the full power of the system goes 
through this inverter, is highly recommended [30]. Notice that these are the only four 
switches that need to be rated for the full power of the converter, whereas the sub-module 
switches are of lower power rating. IGBTs are already commercially available for 
applications of over 1 MW. For higher power levels, multiple switches can be combined 
or multiple H-bridges can be paralleled, however each approach presents its own 
challenges. Multi-switch devices need to be carefully designed so that the gate signals are 
applied simultaneously, which requires careful layout consideration. Paralleling multiple 
H-bridge converters could suffer from circulating current if there is an output voltage 
difference between different primary converters. With great care in the timing of the 
PWM signals, this effect can be mitigated, but not completely removed. Another solution 
would be to decouple the multiple H-bridge converter (i.e. one converter powers half of 
the sub-modules while another powers the other half); however, this approach requires 
more capacitors in the “Low DC voltage” link due to the instantaneous power not being 
constant. Therefore, if the power requirements can be met by a single primary converter, 
all of the previously mention challenges can be avoided. 
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 High Frequency Link Sub-module (HFL-SM) 1.3.2
Every high frequency link sub-module (HFL-SM) connects to the primary inverter output 
via a high frequency bus bar as shown in Figure 1.2(b). A single HFL-SM is shown in 
Figure 1.3 and Figure 1.4. Notice that each HFL-SM has its own high frequency 
transformer. A topology in [27] uses a single transformer that serves as the high 
frequency link. Compared to [27], the proposed system offers a modular solution that can 
be scaled up with ease, as every additional sub-module needs to be connected to a bus 
rather than wrapped into a main transformer. During normal operation, the capacitor is 
constantly charged via the transformer and the diode bridge rectifier. This removes the 
need to balance the capacitors voltages and eliminates many of the complicated 
algorithms and voltage sensors typically associated with MMC balancing. The output of 
an HFL-SM is marked as “Vmod” in Figure 1.3. This voltage is controlled by IGBTs and 
can be either VC or zero. This is known as a half-bridge sub-module; other configurations 
like the full-bridge shown in Figure 1.4 are also viable. A full-bridge sub-module can 
provide the additional level of (-VC). The switching frequency of a HFL-SM depends on 
the number of sub-modules used, but it could be as low as 60Hz for a high number of 
sub-modules. For a 9 level converter, the switching frequency can be at least an order of 
magnitude smaller than the primary side (around 1 kHz to 2 kHz).  
  8 
 
 Modular Multilevel Arrangement  1.3.3
Multiple HFL-SMs are connected in series. Each module provides additional voltage 
levels and the module levels for a half-bridge sub-module are presented in Table 1.1. An 
equation that dictates how many sub-modules are needed to achieve a desired number of 
voltage levels in the output can also be defined. Using the half-bridged sub-module, (1.2) 
defines the quantity required per phase for an n-level converter as 
 
 𝑁𝑆M = (𝑛𝑙𝑒𝑣𝑒𝑙 − 1) [𝑆𝑢𝑏 𝑀𝑜𝑑𝑢𝑙𝑒𝑠/𝑃ℎ𝑎𝑠𝑒]   (1.2) 
 
Table 1.1: Half-Bridge HFL-SM Output Voltage 
[ 𝑸 , 𝑸’ ] 𝑽𝒎𝒐𝒅 
[ 1 , 0 ] 𝑉𝐶 
[ 0 , 1 ] 𝑧𝑒𝑟𝑜 
Q
Q’
+
Vc
-
+
Vmod
-
HF 
BUS
Np : NS
 
Figure 1.3: High Frequency Link Sub-module (HFL-SM) with Half-Bridge. 
+
Vc
-
+Vmod -
Np : NS
HF 
BUS
 
Figure 1.4: High Frequency Link Sub-module (HFL-SM) with Full-Bridge 
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In Figure 1.2(b) an arrangement of half-bridge HFL-SMs for a three phase inverter is 
shown. The half-bridge HFL-SMs are connected in series to form an “arm”. A phase has 
two arms connected in series to form a “leg”; one arm provides the positive voltage 
levels, whereas the other provides the negative voltage levels. Notice that the HFL-SMs 
on the negative arm are identical to the ones in the positive arm, only the output terminals 
are inverted. A total of 3 legs are needed to form a 3-phase inverter. Compared to an 
HVDC MMC, the line connection is not where the positive and negative arm meet, 
instead it is at the end of each leg. There is also no need for arm inductances to limit fault 
currents due to the galvanic isolation between the grid and DC source. Each leg can 
provide a magnitude and frequency independent voltage that can be used to control the 
real and reactive power flow of the inverter to the grid. The output voltage can be 
designed to be anything from low to medium voltages (e.g. 600 V – 69 kV) depending on 
the number of levels, the input voltage, and the transformers turn ratio.  
Increasing the number of levels increases the performance (e.g. voltage and current 
THD) and decreases the rating specifications for each sub-module. For a grid tied 
application it’s desired to select enough modules such that power quality is sufficient 
with a small or no output filter.      
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Chapter 2 
2 OPERATION PRINCIPLES OF PROPOSED TOPOLOGY 
A brief introduction of the proposed topology has been presented in the previous chapter; 
this chapter presents a more in-depth description on some of the operational aspects of 
the proposed converter.  
 
2.1 First Stage  
The proposed topology can be more easily explained in two stages: the first stage is a 
combination of the H-bridge primary converter, and a sub-module HF transformer, diode 
bridge stage and capacitor. Figure 2.1 describes the first stage for a single sub-module; 
the high frequency bus bar has been represented as an R-L element for this analysis. 
 
S1
S2
S3
S4
+
Vc
-Np : NS
Dr1 Dr3
Dr2Dr4
LBB RBB
Llkg RT
Lm+
VS
-
ESLC
ESRC
Iout
  
Figure 2.1: Proposed topolgy first stage conversion. 
  
 High Frequency Transformer Operation 2.1.1
In order to simplify the model, the first step taken is to set some operational boundaries. 
For the converter to work as desired it is necessary to have a voltage induced in the 
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secondary coil of the sub-module. According to Faraday’s law (2.1), the voltage induced 
on each of the turns in the secondary coil is dependent on the changing flux. 
 𝑉𝑡𝑢𝑟𝑛(𝑡) =
𝑑Φ(𝑡)
𝑑𝑡
         (2.1) 
where 𝑉𝑡𝑢𝑟𝑛 is the voltage induced on a single turn of a coil, and Φ is the flux passing 
through the interior of the coil.  
In order to have a voltage at the secondary, a changing flux needs to be induced 
somehow. The primary and secondary coils are wrapped around the same core and the 
same flux is linking the two coils, therefore this flux can be induced by applying a 
voltage on the primary coil. If this voltage applied is constant, the flux will increase and 
eventually saturate, and once it does, there will no longer be a change in flux and the 
voltage across the secondary coil will decay. However, by reversing the voltage polarity 
on the primary, the flux change can be reversed and kept in constant change. The need of 
an alternating voltage sets the operational boundary of the primary H-bridge converter. 
The resulting voltage across the secondary will also be alternating due to the change in 
flux being both positive and negative. For the topology to work, it is desired to have a 
constant positive voltage, thus a diode bride was used to rectify the secondary voltage. 
With these constrains in place, the model for the first stage can be simplify to be as 
shown in Figure 2.2.  
+
Vc
-
DrLeq Req
ESLC
ESRC
Iout
iS
 
Figure 2.2: Simplify model of first stage conversion. 
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 Transient Response of Primary Stage 2.1.2
Using the simplified model in Figure 2.2 we can derive a set of equations that can 
describe the transient response. The equivalent resistance is in the model refers to (2.2), 
 𝑅𝑒𝑞 = 2𝑅𝑠𝑂𝑁 + 𝑅𝐵𝐵 + 𝑅𝑇 + 2𝑅𝑑𝑂𝑁 + 𝑅𝑚𝑖𝑠𝑐         (2.2) 
where 𝑅𝑠𝑂𝑁 is the H-bridge ON resistance, 𝑅𝐵𝐵 is the bus bar resistance, 𝑅𝑇 is the 
transformer equivalent resistance, 𝑅𝑑𝑂𝑁 is the diode ON resistance, and 𝑅𝑚𝑖𝑠𝑐 includes 
other non-accounted resistances (e.g. source resistance and trace resistance). Also 
included in the diagram is the capacitor equivalent series resistance “ESR” and 
inductance “ESL”. The equivalent inductance is the sum of the following, 
 𝐿𝑒𝑞 = 𝐿𝐵𝐵 + 𝐿𝑙𝑘𝑔 + 𝐿𝑚𝑖𝑠𝑐        (2.3) 
where 𝐿𝐵𝐵 is the bus bar inductance, 𝐿𝑙𝑘𝑔 is the transformer leakage inductance, 
and 𝐿𝑚𝑖𝑠𝑐  are other non-accounted for inductances. The transient response to a 
voltage step can be model by a simple RLC with diode where a KVL loop yields (2.4) 
-(2.6), 
 
 𝑉𝑆 = 𝑅𝑒𝑞𝑖𝑠 + 𝐿𝑒𝑞
𝑑𝑖𝑠
𝑑𝑡
+
1
𝐶
 ∫ 𝑖𝑠𝑑𝑡 + 𝑉𝑐(0)        (2.4) 
 𝐿𝑒𝑞
𝑑𝑖𝑠
2
𝑑𝑡2
+ 𝑅𝑒𝑞
𝑑𝑖𝑠
𝑑𝑡
+
1
𝐶
 𝑖𝑠 = 0        (2.5) 
 
𝑑𝑖𝑠
2
𝑑𝑡2
+
𝑅𝑒𝑞
𝐿𝑒𝑞
𝑑𝑖𝑠
𝑑𝑡
+
𝑖𝑠
𝐿𝑒𝑞𝐶
= 0        (2.6) 
where 𝑉𝑆 is the equivalent source voltage, 𝑖𝑠 is the secondary current after the diode, 𝐶 is 
the capacitance of the sub-module’s capacitor, and 𝑉𝐶(0) is the initial capacitor voltage.  
  13 
The characteristic equation (2.7) can be found by applying a Laplace 
transformation, 
𝑆2 +
𝑅𝑒𝑞
𝐿𝑒𝑞
𝑆 +
1
𝐿𝑒𝑞𝐶
= 0 
𝛼 =
𝑅𝑒𝑞
2𝐿𝑒𝑞
 
𝜔0 =
1
√𝐿𝑒𝑞𝐶
 
 𝑆1,2 = −𝛼 ± √𝛼2 − 𝜔0
2        (2.7) 
where 𝛼 is the damping factor, 𝜔0 is the natural resonant frequency, and 𝑆1,2 are the poles 
of the system.  
The first thing we can identify is that in order to avoid “ringing” at the secondary 
side voltage, the system needs to be either critically damped or preferably slightly 
overdamped. In order to have an overdamped system the damping factor must be greater 
than the natural resonant frequency,  
𝛼 ≥  𝜔0   (𝑜𝑣𝑒𝑟𝑑𝑎𝑚𝑝𝑒𝑑) 
𝑅𝑒𝑞
2𝐿𝑒𝑞
≥
1
√𝐿𝑒𝑞𝐶
 
 
𝑅𝑒𝑞√𝐶
2√𝐿𝑒𝑞
≥ 1        (2.8) 
As seen on by (2.8) this can be accomplish by various ways, however there is 
only one practical way. Increasing 𝑅𝑒𝑞 will of course have a negative impact on the 
efficiency, and as we will see later, increasing 𝐶 can be costly. Therefore, reducing the 
equivalent inductance is the best alternative to guarantee the secondary voltage is well 
behaved. From (2.7) we know that a stable system is possible as both poles will be real, 
different and strictly on the left hand plane. It can be found that due to a relatively high 
capacitance, the leakage inductance is realizable and it can be large enough for a ZVS 
that will be discuss ahead.   
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 Steady State Operation of Primary Stage 2.1.3
From the previous analysis it is clear that one of the design considerations for a well 
behaved system is to have a relatively small leakage inductance and bus bar inductance. 
As for the steady state analysis we will define the output capacitor voltage as VC, the 
input voltage as Vin, the transformer turns ratio N2/N1, and the effective duty cycle deff. 
The equivalent function of the primary stage is that of a “Phase-Shifted Full-Bridge 
Converter” that has been well study and described in [34]-[37]. The transfer function for 
the output capacitor voltage is, 
 𝑉𝐶 =
𝑁2
𝑁1
 𝑑𝑒𝑓𝑓 𝑉𝑖𝑛        (2.9) 
The effective duty cycle is calculated as follow, 
 𝑑𝑒𝑓𝑓 =
𝑡1,2+𝑡3,4
𝑇𝑠
      (2.10) 
where the time t1,2 and t3,4 are the times each pair of switches are conducting together.  
 
 Zero Voltage Switching of Primary H-bridge Converter 2.1.4
It is clear that Zero Voltage Switching (ZVS) has its merits as long as it can be 
implemented effectively. Eliminating the switching losses improves the overall converter 
efficiency, allows faster switching frequency operation, and simplifies the heatsink 
design.  
As mentioned before the first stage of the proposed topology is similar in 
operation to a Full-Bridge converter. It is well known that a Full-Bridge converter can 
operate with ZVS; this particular arrangement is known as a “Phase-Shifted Full-Bridge 
Converter” [38]. If designed correctly, the proposed topology can be capable of a 
resonant tank similar to that of the Phase Shifted Full-Bridge. Figure # shows the 
configuration of the first stage, as mentioned in the previous sub-section, the equivalent 
leakage inductance is the sum of the components described in (2.3).  
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S1
S2
S3
S4
Np : NS
Leq Req
IP
+
VS
-
C1 C3
C4 C2
D1 D3
D4 D2
 
Figure 2.3: H-Bridge model for ZVS analysis. 
 
The operation of this first stage involves applying an alternating voltage to the 
primary coil, therefore the power delivery states are when S1/S2 switch ON together or 
when S3/S4 switch ON together. ZVS will be achieved when moving from one of these 
states to the other. Instead of just each pair switching at the same time ZCS is achieved 
by adding a delay between the turn on time of S1 and S2 or for the other half of the cycle 
S3 and S4. The delay will depend on various parameters that will be explain in more 
details later on, but the resulting effect will be an apparent phase shift between S1 and S2, 
and between S3 and S4. A detail description of the transition from state S1/S2 to S3/S4 is 
presented in the following figures, the reversed transition will be similar thus it won’t be 
discussed.  
Initially the current IP(t0) is flowing from the input, through S1, through the 
equivalent transformer primary, out to S2, and back to the source. At the same time a 
current is being induced on the secondary winding and power is being transferred.  
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S1
S2
S3
S4
Np : NS
Leq Req
IP
+
VS
-
C1 C3
C4 C2
D1 D3
D4 D2
 t = t0
 
Figure 2.4: H-Bridge model for ZVS analysis (t = t0). 
 
The time t1 marks the moment it is desired to start transition; at this moment S2 is 
turned off. As a result of the switch not conducting anymore, the primary current now 
flows through the output capacitors C2 and C3. As the current passes though C2 the 
capacitor is charge, and as is passes though C3 the capacitor being discharged. Eventually 
the C2 reaches the value of VDC and C3 drops to zero. As soon as this happened D3 is now 
conducting all of the primary current and the S3 is ready for a ZVS. It is now that we 
provide the signal to switch S3 ON, at this moment the primary current IP(t1) is not much 
different from IP(t0), as the equivalent inductance is large enough to keep the current 
constant during this short amount of time. During this state the top two devices S1/S3 are 
conducting, and the voltage across the transformer is zero, meaning that there is no power 
transfer occurring. It is important to point out that the time it takes to reach the state 
where S3 can be turn on depends on various factors (i.e. Leq, IP(t0), C2, and C3). 
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S1
S2
S3
S4
Np : NS
Leq Req
IP
+
VS
-
C1 C3
C4 C2
D1 D3
D4 D2
 t = t1
1
1
1
2
2
22
2
 
Figure 2.5: H-Bridge model for ZVS analysis (t = t1). 
 
As the current freewheels through the upper two devices, losses on the circuit 
cause the current to decay slowly. At time t2 the switch S1 will be turned off, beginning 
the transition between S1 and S4. Similarly to the previous transition the primary current 
IP(t2), now lower in magnitude, goes from flowing through S1 to now flowing through C1 
and C4. The voltage across C1 rises from zero to VDC, whereas the voltage across C4 
drops from VDC to zero. Even if the devices are identical to the previous transition, this 
one will take slightly more, as the commutating primary current IP(t2) is smaller. After the 
switches capacitor voltages have been reveres the primary current is now flowing through 
the D4 and the voltage across S4 is now ready for a ZVS. Once the switching signal is 
applied to S4, the device will start conducting and a reverse polarity voltage will be 
applied at the primary coil. At this moment power will start flowing again through the 
circuit and the transition from S1/S2 to S3/S4 has been completed.   
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S1
S2
S3
S4
Np : NS
Leq Req
IP
+
VS
-
C1 C3
C4 C2
D1 D3
D4 D2
 t = t2
1
2
1
1
2
1
 
Figure 2.6: H-Bridge model for ZVS analysis (t = t2). 
 
Some assumption were made in this analysis, the first is that the primary current 
is constant. In reality the primary current during the commutation cycle will be the sum 
of both the initial primary current and a resonant current, however the resonant current is 
much smaller in magnitude when compared to the initial primary current. As long as we 
can guaranteed this the analysis can be simplify with this assumption. In the proposed 
topology because we use a single primary converter to power all three phases the primary 
current is a DC value, and it is of course larger in magnitude when compare to the 
resonant current. This will not always be the case in topologies that use an individual H-
Bridge for each module, as the primary current will be sinusoidal.  
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S1
S2
S3
S4
Np : NS
Leq Req
IP
+
VS
-
C1 C3
C4 C2
D1 D3
D4 D2
ZVS Complete
 
Figure 2.7: H-Bridge model for ZVS analysis (transfer completed). 
 
  
2.2 Second Stage 
The second stage of the proposed converter is a half-bridge cell MMC as shown in Figure 
2.8, a single cell is used for every sub-module and multiple sub-modules are used to 
create three phase inverter.  
+
Vc,a1
-
+
Vo,a1
 -
+
Vc,b1
-
+
Vo,b1
 -
+
Vc,c1
-
+
Vo,c1
 -
+
Vc,an
-
+
Vo,an
 -
+
Vc,bn
-
+
Vo,bn
 -
+
Vc,cn
-
+
Vo,cn
 -
. . .
. . .
. . .
A B C
 
Figure 2.8: Second Stage Structure 
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 Switching State Transitions in Secondary Stage 2.2.1
One of the advantages of the proposed topology is that part of the analysis of primary and 
secondary stage can be done independently. The switching state analysis of the secondary 
state doesn’t depend on the transients in the primary state. For simplification purposes we 
can assume the sub-module’s capacitance behaves as a voltage source. A single sub 
module second stage cell is presented in Figure 2.9. The output voltage VO is dependent 
on the state of the switches Q and Q’, and on the output current direction. Table 2.1 
summarizes all of the possible states. 
+
Vc
-
+
Vo
 -
Q
Q’
IO
 
Figure 2.9: Second Stage Half-Bridge Cell 
 
Table 2.1:  Half-Bridge Cell States of Operation 
State [ 𝑄 , 𝑄’ ] 𝑉𝑂 
S1 [ 0 , 0 ] 0∗ / 𝑉𝐶
∗ 
S2 [ 0 , 1 ] 0 
S3 [ 1 , 0 ] 𝑉𝐶 
S4 [ 1 , 1 ] 𝑋 
*: +𝐼𝑂  / −𝐼𝑂  
 
 
As we can see in Table 2.1, out of the four states the last is an undesirable state 
because it will create a short circuit for the module capacitor. This state should be 
avoided during operation and it is unusable. The first state is also an undesirable state 
because the output voltage is controlled by the current direction. However this state 
serves as a good transition state between states 2 and 3, but time spent on this state should 
be minimizes as the uncontrolled output voltages hinders our ability to control the overall 
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all leg voltage. States 2 and 3 will be the main operating states, on both states the output 
voltage can be controlled regardless of the current direction.  
 
As mentioned before transitions between states 2 and 3 will be done through state 1, 
Figure 2.10 shows a state diagram that describes this behavior. Notice that there is no 
direct path between state 2 and 3 for safety reasons, this is because if the switching 
signals do not arrive at the exact time there is a possibility the system can end in state 4. 
When the system is on state 2 and receives a signal to turn the module ON it immediately 
moves to state 1. The time spent on state 1 during a transition should be controlled to 
allow proper turn off the semiconductor in use. Therefore, as soon as state 1 is active a 
timer start to count towards a pre-determined dead time value “td” and when it is reached 
it moves to state 3. The reverse transition is similar, as soon as the BYEPASS signal 
arrives the system moves to state 1 and after td it moves to state 2. 
 
ON
ON, td
BYPASS, td
BYPASS
S3
S1
S2
Q  : OFF
Q’ : OFF
VO : 0v/VC
*
Start td
Q  : ON
Q’ : OFF
VO : VC
Q  : OFF
Q’ : ON
VO : 0v
 
Figure 2.10: Half-Bridge Cell Operational State Flow 
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The losses associated with each transition are described in Figure 2.11(a) and (b). If 
the current is positive (as described in Figure 2.11.a) the module voltage and current are 
the same in state 1 and 2, except for the current flow inside the semiconductor used. If the 
transistor allows for bi-directional current flow then the current will be in the transistor 
instead of the diode. Regardless, a transition between states 1 and 2 will be a ZVS and 
there will be no switching losses at that moment. When changing from state 1 to state 3, 
Q will have turn ON losses dependent on the output capacitance of the device used. The 
reverse transition will incur in turn OFF switching losses for the top device as well.  
 
ZVS
ZVS
Q Hard-Off
S3
S1a
S2
Q  : OFF
Q’ : OFF
VO : 0v/VC
*
Start td
Q  : ON
Q’ : OFF
VO : VC
Q  : OFF
Q’ : ON
VO : 0v
S1b
Q  : OFF
Q’ : OFF
VO : 0v/VC
*
Start td
Q Hard-ON
ZVS
ZVS
Q’ Hard-ON
Q’ Hard-Off
+IO -IO
(b)(a)
 
Figure 2.11: Half-Bridge Cell Operational State Flow With Switching Behavior For 
Positive Current (a) and Negative Current (b) 
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The reverse behavior can be seen when the current is negative (Figure 2.11.b), but 
instead of the losses being on the top device they will be on the bottom device. The 
proposed operation will only use the transitions for the negative current when the inverter 
voltage and current are out of phase (i.e. when reactive power need to be deliver to the 
gird). If the inverter only needs to be operated with unity power factor we can then notice 
that during positive current all of the switching losses will be on the top device, this is of 
course not ideal when using the same device for both top and bottom switch. If discrete 
devices are used, then selecting a device with fewer switching losses for the top switch 
only (e.g. SiC MOSFET) will improve the efficiency.      
 
 Capacitor Balancing 2.2.2
One of the most important claims of the proposed topology is that it removes the need of 
an active capacitor balancing scheme. In a typical MMC the capacitor voltage of each 
module will fluctuate depending on the capacitance of that module, the current level at 
the time and how long the module was ON. As different ripple voltages are seen by 
different modules, so does the average voltage of the capacitor change over time if no 
action is taken to keep them balanced. There are modulation scheme that attempt to use 
modules equally over a line cycle in order to moderate the unbalance, however these 
can’t take into account the difference in capacitance between modules and a change in the 
load. On top of this the modulations needs to have additional switching of modules 
compared to a more simple modulation scheme, therefore resulting in higher switching 
losses. For more details on the different types of modulation please refer to Chapter 3.  
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Figure 2.12: Capacitor voltage unbalance of a Typical MMC 
 
Figure 2.12 shows how the capacitor voltages can get unbalances as time passes if there 
is no active control balancing the capacitors. In order to balance the capacitor voltages 
the sub-modules have to be switch in and out depending on their current charge state. 
Shown in FIGURE G are the Discharging/Charging states a module can be in depending 
on the switch state and current direction, and the states where the capacitor is unchanged. 
One of the most common strategies for voltage balancing is to use a phase shifted 
modulation as shown in Figure 2.13, along with the balancing algorithm shown in Figure 
2.14. When one of the triangle carrier waveforms goes above the reference a module 
needs to be switched ON and when it goes below one of the modules needs to be 
bypassed. The blue and red carriers control the top arm, whereas the green and purple 
carriers control the bottom arm. Notice that all of the carriers are shifted so that their 
phases are spaced equally, with a top and bottom carrier alternating. The basic idea of the 
voltage balancing algorithm is to use the sub-module with the highest capacitor voltage 
when a sub-module needs to be switched on a discharging state, and use the sub-module 
with the lowest capacitor voltage when a charging state is to happen. A state flow 
diagram of the algorithm is shown in Figure 2.14. The arm current is then measured to 
know if the MMC is on a charging state or discharging state and every sub-module 
voltage needs to be measured to determine which has the lower/highest voltage. Using 
the measured information and the state flow, we can determine which module needs to be 
bypass or connected [39].   
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Figure 2.13: Phase Shifted Modulation for a 5-Level of a Typical MMC. 
 
 
Standby State
Measure Arm 
Current
Measure Arm 
Current
Find the lower voltage OFF 
capacitor and connect it
Find the higher voltage OFF 
capacitor and connect it
Find the higher voltage ON 
capacitor and bypass it
Find the lower voltage ON 
capacitor and bypass it
Remove Module Add Module
Charging State
Discharging State
Charging State
Discharging State
  
Figure 2.14: Voltage Balancing Algorithm of a Typical MMC. 
 
As we see this process is complicated, requires the sensing and processing of many 
values, and incurs in additional unnecessary switching. With the proposed topology we 
can use a simpler modulation scheme and no capacitor voltage sensing is required.  
 
 Full-Bridge Secondary Stage (Alternative Secondary Stage) 2.2.3
 
In the previous chapters the secondary stage was discussed, this secondary stage was 
composed of a half-bridge sub-module. This type of sub-module was selected because of 
its simplicity and it is consider the basic fundamental block of an MMC. The proposed 
topology can also be used with different types of secondary stages, the full-bridge sub-
0 0.015
-1
0
1
(a)
Level Shifted PWM
0 0.015
-1
0
1
(b)
Phase Shifted PWM
t imet ime
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module is one of them (show in Figure 2.15). Operation of this sub-module is similar in 
principle to what has been described above, the difference being that this module has an 
additional level (-VC). Having this additional level means that one full-bridge sub-module 
is effectively equivalent to one positive arm and one negative arm sub-module. The 
number of switches doesn’t change but the capacitor, transformer and rectifier stages 
involved with each submodule is reduced by half. This is of course very advantageous as 
the overall system can be made smaller, or additional levels can be achieved with the 
same number of sub-modules.    
+
Vc
-
+VO -
 
Figure 2.15: Full-Bridge Secondary Stage Cell 
  
 
 Modular Multilevel Converter AC Voltage Synthesis 2.2.4
The ideal model for the second stage is shown in Figure 2.16, each sub-module can be 
model as an ideal controlled voltage source and in case of the full-bridge sub-module it is 
capable of both positive and negative voltages. In this assumption each sub-module is 
capable of following a voltage reference between zero and VC. Sub-modules on the same 
leg regulate their voltage as seen on Figure 2.17, such that the sum is equivalent to the 
desired reference ac voltage. The reference ac voltage will be determined by an 
active/reactive controller.  
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Figure 2.16: Ideal MMC Model 
Vac
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n2
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n3 Vac,ref
 
Figure 2.17: Output AC voltage composed of sum of regulated sub-module voltages  
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 Active and Reactive Power Control 2.2.5
 
The proposed topology is a voltage source converter (VSC), therefore the ideal model of 
a grid interconnection is shown in Figure 2.18. The basic power flow equations are as 
follow; 
IL
VgVMMC
XL
 
Figure 2.18: Grid Connected VSC 
 𝐼𝐿 =
𝑉𝑀𝑀𝐶−𝑉𝑔∠𝛼
𝑗𝑋𝐿
           (2.11) 
 𝑆𝑀𝑀𝐶 = 𝑉𝑀𝑀𝐶𝐼
∗ = 𝑉𝑀𝑀𝐶  (
𝑉𝑀𝑀𝐶−𝑉𝑔 ∠𝛼 
−𝑗𝑋𝐿
)           (2.12) 
 𝑃𝑀𝑀𝐶 + 𝑗 𝑄𝑀𝑀𝐶 =
𝑉𝑀𝑀𝐶𝑉𝑔 sin(𝛼)
𝑋𝐿
+
𝑉𝑀𝑀𝐶
2 −𝑉𝑀𝑀𝐶𝑉𝐺 cos(𝛼)
−𝑗𝑋𝐿
           (2.13) 
 𝑃𝑀𝑀𝐶 = 
𝑉𝑀𝑀𝐶𝑉𝑔 sin(𝛼)
𝑋𝐿
,    𝑄𝑀𝑀𝐶 =
𝑉𝑀𝑀𝐶
2 −𝑉𝑀𝑀𝐶𝑉𝐺 cos(𝛼)
−𝑗𝑋𝐿
           (2.14) 
 𝑉𝑀𝑀𝐶 = 𝜆  𝑉𝑔           (2.15) 
 𝑃𝑀𝑀𝐶 = 
𝜆𝑉𝐺
2 sin(𝛼)
𝑋𝐿
,   𝑄𝑀𝑀𝐶 =
𝑉𝑔
2 (𝜆2−𝜆 cos(𝛼))
−𝑗𝑋𝐿
           (2.16) 
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where 𝛼 is the phase between the grid and converter voltage, and 𝜆 is define as the ratio 
between the converter and grid voltage magnitude. As expected from a VSC it can be 
seen in (2.16) that the active and reactive power can be adjusted by controlling 𝛼 and 𝜆. 
In case of real power flow into the MMC, because the proposed topology is 
unidirectional it will cause the average voltage of the capacitors to increase. This mode of 
operation is not viable, and thus accurate and independent control of both active and 
reactive power is needed. It can also be seen that both powers depend on the grid side 
voltage and the line impedance, in order to independently control each quantity a close 
loop control is needed.  
One of the most popular control techniques used is vector control, where the three 
phase voltages and currents are transformed using the Clark and Park transformation to 
be represented by only two vectors [#-#]. For the three phase voltages shown in (2.17) the 
Clark transformation is shown in (2.18). 
 𝑉𝑎𝑏𝑐 = [
𝑉𝑎
𝑉𝑏
𝑉𝐶
] =  [
𝑉 cos (𝜃)
𝑉 cos(𝜃 − 120°)
𝑉 cos(𝜃 + 120°)
]         (2.17) 
 
2
3
 [
1 −1/2 −1/2
0 √3/2 −√3/2
]
⏟              
𝐶𝑙𝑎𝑐𝑘 𝑡𝑟𝑎𝑛𝑠𝑓𝑜𝑟𝑚𝑎𝑡𝑖𝑜𝑛
𝑉𝑎𝑏𝑐 =
2
3
 [
3
2
 𝑉 cos (𝜃)
3
2
 𝑉 sin (𝜃)
]  = 𝑉𝛼𝛽         (2.18) 
 [
cos (𝜃) sin (𝜃)
−sin (𝜃) cos (𝜃)
]
⏟          
𝑃𝑎𝑟𝑘 𝑡𝑟𝑎𝑛𝑠𝑓𝑜𝑟𝑚𝑎𝑡𝑖𝑜𝑛
 𝑉𝛼𝛽 = [
𝑉
0
] = 𝑉𝑑𝑞          (2.19) 
To go from the 𝛼𝛽 reference frame to the 𝑑𝑞 reference frame, Park’s transformation is 
used as seen in (2.19). The system equation on (2.20) can be re-written as shown in 
(2.21). Using the transformations mentioned before, the system equation on (2.21) can be 
converted to the 𝑑𝑞 reference frame seen on (2.22). 
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 𝐿
[
 
 
 
 
𝑑𝑖𝑎
𝑑𝑡
𝑑𝑖𝑏
𝑑𝑡
𝑑𝑖𝑐
𝑑𝑡 ]
 
 
 
 
= [
𝑉𝑀𝑀𝐶𝑎
𝑉𝑀𝑀𝐶𝐵
𝑉𝑀𝑀𝐶𝐶
] − [
𝑉𝑔𝑎
𝑉𝑔𝑏
𝑉𝑔𝑐
]         (2.20) 
 [
𝑉𝑀𝑀𝐶𝑎
𝑉𝑀𝑀𝐶𝐵
𝑉𝑀𝑀𝐶𝐶
] =  𝐿
[
 
 
 
 
𝑑𝑖𝑎
𝑑𝑡
𝑑𝑖𝑏
𝑑𝑡
𝑑𝑖𝑐
𝑑𝑡 ]
 
 
 
 
+  [
𝑉𝑔𝑎
𝑉𝑔𝑏
𝑉𝑔𝑐
]        (2.21) 
 [
𝑉𝑀𝑀𝐶𝑑
𝑉𝑀𝑀𝐶𝑞
] = 𝐿
𝑑
𝑑𝑡
 [
𝑖𝑑
𝑖𝑞
] + 𝐿 [
0 −𝜔
𝜔 0
] [
𝑖𝑑
𝑖𝑞
] + [
𝑉𝑔𝑑
𝑉𝑔𝑞
]         (2.22) 
These equations can also include a line resistance model, these have been left out 
on this analysis. As we align the reference d-axis with the rotational phase a vector, 
𝑉𝑔𝑞  zero in steady state and we can derive the active and reactive power equations in 
(2.23). 
 𝑃 =
3
2
 𝑉𝑔𝑑  𝑖𝑑,      𝑄 =  −
3
2
 𝑉𝑔𝑑 𝑖𝑞         (2.23) 
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Figure 2.19: Vector Control of Active and Reactive Power 
Notice that now the active and reactive power can be decouple and control 
independently by controlling 𝑖𝑑 and 𝑖𝑞. Two PI controllers can be used to control the 
reference 𝑑𝑞 current values by acting on the error of P and Q. An inner loop 
controller made of an additional two PI controller is then used to set the currents at 
the reference value generated by the outer loop. The action of this controller creates 
the reference voltage for the sub-module PWM generation scheme. The control 
diagram is shown in Figure 2.19.   
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 Limitation on Reactive Power Sink/Source 2.2.6
A control for the active and reactive power was proposed with the assumption 
that the proposed topology behaves like a VSC. It was mentioned before that active 
power can only flow from one the converter to the grid, but no restriction was given 
to the reactive power. There is in fact a restriction on the amount of reactive power 
that can be sink or source by the converter. This restriction is imposed by the 
amount of allowable voltage ripple on the sub-module capacitors. An equivalent sub-
modules model is shown in Figure 2.20 with the set of equations (2.24) and (2.25). 
 
d
dt
vdc(t) =
(iL(t)−iout(t))
C
        (2.24) 
 
d
dt
iL(t) =
(vin(t)−vdc−ReqiL(t))
Llkg
        (2.25) 
iout(t)
+
vdc(t)
-
+
vin(t)
-
Llkg
C
Req
iL(t)
 
Figure 2.20: Model for analyzing capacitor voltage ripple. 
Were iL is the secondary current, C is the capacitance, and Req is the equivalent 
resistance between Vin and the capacitor. The output current iout shape and magnitude is 
dependent on the real and reactive power. The output current shown in Figure 2.20 is for 
a full bridge sub-module, this will have a higher ripple compared to the half-bridge. It’s 
also important to notice that it’s assumed that the module is ON all the time. Depending 
on the modulation scheme, most modules are partially ON during one cycle and thus will 
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have a lower. To keep some generality the highest possible ripple voltage is derived using 
the output current shown in (2.27). 
 |𝑆| = |𝑉| ∗ |𝐼| = √𝑃2 + 𝑄2        (2.26) 
 |𝐼𝑜| =
√𝑃2+𝑄2
3 |𝑉𝑔| 
     →       𝑖𝑜𝑢𝑡(𝑡) = |√2 |𝐼𝑜| sin(𝜔𝑡)|        (2.27) 
For different values of sub-modules capacitor the voltage ripple can be calculated 
at different reactive power loading levels.  
Figure 2.21 summarizes the voltage ripple for a specific system with various 
levels. 
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Figure 2.21: Capacitor Voltage Ripple Variation Due to Reactive Power. 
 
 
 
 
 
 
   
 
Chapter 3 
3 SIMULATION OF PROPOSED TOPOLOGY 
A very inclusive simulation was created in order to validate the proposed topology, and 
to showcase higher voltage operations that are not practical to build in the laboratory. The 
tool used to build these simulations was a Matlab/Simulink with the PLECS circuit 
toolbox from Plexim. Figure 3.1 Figure 3.1: Overview of the system model shows an 
overview of the model, it is divided into two major sections, the model of the circuit and 
the control. The circuit model includes all of the components needed for a 9-level MMC, 
and the control section is composed of the modulation schemes for the primary converter 
and sub-modules.  
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Figure 3.1: Overview of the system model 
3.1 Topology Model 
A HFL-SM is shown in Figure 3.2, the high frequency input is located at the left of the 
sub-module and it is marked as P1 and P2. For monitoring purposes voltage and current 
at the input of the sub-module are measured. A transformer model is connected next to 
input of the sub-module, this model includes leakage and magnetizing inductances. 
Saturation was not model in the current version of the model, inter-winding capacitance 
was included initially and removed. The expected inter-winding capacitance did not have 
a significant effect on the results, but because of it small value it slowed down the 
simulation considerably and it was not included in the final model. At the secondary of 
the transformer, a diode rectifier circuit is model, these diodes have turn-on losses and 
on-resistance included in the model. PLECS toolbox does provide a more detail model 
for diodes containing reverse recovery losses, but for the current model size it increases 
the simulation run time exponentially. The output of the diode rectifier is connected to a 
capacitance, referred to as the sub-module DC link capacitance. This capacitor is in the 
order of 2.2 mF, and it includes equivalent series resistance (ESR). To the right, the 
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IGBTs and output if the sub-module (S1 and S2) are connected. Figure 3.2 shows a half 
bridge configuration with two devices, it can produce two different voltage levels at the 
output. 
 
Figure 3.2:High-Frequency Link Sub-Module PLECS Model 
  
Multiple HFL-SMs are connected in order to build a 9-level MMC as seen in the right 
part of FIGURE. Three phase leg, each composed of 8 HFL-SM are connected to the 
output to create a 3-phase inverter. Each HFL-SM has control inputs, and measurement 
output that can be monitored individually and with ease thanks to the use of signal bus 
bars in the Simulink model. Also an electrical input is shared with all the HFL-SM, this 
input is connected to the output of the primary converter (seen on the left side of 
FIGURE). The primary converter is model using 4 IGBT device models. 
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Figure 3.3: Model of MMC with High-Frequency Link Sub-Modules 
 
3.2 Modulation 
The modulation of the MMC is composed of two separate schemes, the primary converter 
switching signals and the sub-modules switching signal. The primary converter switching 
signals will be discussed in the first section, these signals are S1, S2, S3, and S4 from the 
IGBTs shown in Figure 3.4. Another section will describe the switching scheme that will 
generate the signals Q and Q’ for each HFL-SM (Figure 3.5). These switching signals 
have to be controlled with the goal of regulating a desired output voltage and phase.   
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PV
S1
S2
S3
S4
+  Valt   -
+
VDC
-  
Figure 3.4: Primary Converter.  
Q
Q’
+
Vc
-
+
Vmod
-
+
Valt
-
 
Figure 3.5: High Frequency Link Sub-module (HFL-SM). 
 Primary Converter 3.2.1
A high-frequency voltage needs to be generated by the primary converter in order to keep 
the transformer design as compact as possible. This primary converter generates an 
alternating voltage as shown in Figure 3.6. The duty cycle D of this converter is 
calculated using (1.1), ideally it should be around 50% duty cycle. Some “dead-time” is 
needed in between +𝑉𝐷𝐶 and −𝑉𝐷𝐶, however this is very small and in Figure 3.6 it has 
been exaggerated for display purposes only. Additional time in the zero voltage state will 
result in less time for power transfer, and can result in a lower module voltage. Although 
not studied on this thesis, an alternative configuration can involve an inductor in series 
with the rectifier, and purposely reducing the duty cycle in order to achieve a controllable 
and variable sub-module voltage. As mentioned before the frequency of this square 
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voltage affects the design of transformer; the higher the frequency, the size and weight of 
the transformer is reduced. Currently IGBT technology is practically limited to about 20 
kHz, however it is possible to use lower current rated wide band gap (WBG) devices in 
parallel instead in order to achieve higher switching frequencies. Such devices can be 
GaN and SiC and they can practically switch at frequencies of up to 100 kHz, reducing 
the overall size and weight of the transformer.   
Period (T)
Time on 
(TON)
Valt(t)
VDC 
-VDC
t
 
Figure 3.6: Full-Bridge theoretical output voltage. 
There are various ways to generate the switching signals. In this dissertation a state 
flow diagram is used to represent the switching states. The state flow will have a total of 
4 states (shown in Table 3.1). Each cycle of the modulation is completed by flowing from 
state 1 to 4. Notice that this modulation is desirable because at every state change only 
one switch is changing, this reduces the total switching loss of the system. Ideally the 
duty ratio should stay close to 50%, but if needed it can be used to adjust the capacitor 
voltage.  
Table 3.1:  Full-Bridge Converter States of Operation 
State 
Switches 
ON Valt 
1 S1, S3 Zero 
2 S1, S2 +VDC 
3 S2, S4 Zero 
4 S3, S4 -VDC 
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 MMC 3.2.2
Consider the sub-modules to be simple half bridge sub-modules with a constant DC 
supply. The desired output voltage of one of the phases is shown in Figure 3.7. Notice 
that the vertical axis is in number of HFL sub-module voltages (Vmod). This example has 
8 sub-modules that will allow the output voltage to be any of the 9 levels between 
4 ∗ 𝑉𝑚𝑜𝑑 and −4 ∗ 𝑉𝑚𝑜𝑑, (including zero). The number of levels is too small to have a 
low THD by just going from one level to another, so instead the strategy will  use pulse 
width modulate (PWM) when transitioning between levels. With the goal of  having the 
average inverter voltage match the desired AC phase voltage.  
 
Figure 3.7: Ideal MMC phase voltage. 
When it comes to generation of the switching signals for the MMC, there are two main 
options: level shifted and phase shifted (Figure 3.8). Both modulations schemes have 
triangular waveforms at switching frequency that are compared against a reference 
sinusoidal voltage in order to generate the switching signals. Each waveform is assign to 
a module and when compared to the reference voltage Q and Q’ can be generated. More 
information on these can be found in [1].  
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Figure 3.8: (a) Level Shifted PWM,  (b) Phase Shifted PWM 
Phase shifted modulation offers the advantage of using each modules equally. This is 
desirable because it distributes the stress equally. The presented topology uses a phase 
shifted modulation, however the positive and negative arms are level shifted. The triangle 
and reference signals for the proposed topology are as shown in Figure 3.9.  
 
Figure 3.9: Modulation signals for one leg of the proposed topology. 
Using Figure 3.9 and Table 3.2 the switching signals for the HFL sub-modules can be 
generated. Notice that the signals shown are for a leg with 4 sub-modules. For the 
example shown in Fig. 6 there should be 4 triangular waveforms on both top and bottom 
level, for a total of 8 signals for 8 modules.  
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Table 3.2: HFL sub-module switching signals 
[ 𝑄 , 𝑄’ ] 
Ref. ≥ 
Triangular 
Ref. < 
Triangular 
Positive Arm [ 1 , 0 ] [ 0, 1 ] 
Negative Arm [ 0 , 1 ] [ 1 , 0 ] 
 
 
3.3 Results 
As a proof of concept various simulations were created in MATLAB/Simulink. A low 
voltage scaled down version of the converter was created in order to test the basic 
concept of the proposed topology. In addition to this a high voltage inverter was 
simulated. Ideally a high voltage inverter would require many HFL sub-modules in order 
to achieve a good power quality output. To simplify the simulation only 8 modules per 
arm were used, this means that the capacitance needed to increase to keep a good output 
quality. Table 3.3 shows some of the parameter values used in both simulations.  
Table 3.3: Simulation Parameters 
Parameters Low Voltage  High Voltage 
Input Voltage 50V 1kV 
HFL Vmod 50V 12.5kV 
# of SM per Leg 8 8 
Transformer 
Frequency 
20kHz 15KHz 
Transformer turns 
ratio 
1:2 1:25 
Duty Cycle 50% 50% 
Output Voltage 120V RMS 34.5kV RMS 
Output Current 3.54A RMS 1.73kA RMS 
Output Frequency 60-Hz 60-Hz 
3 Phase Power 1.27kW 60MW 
Sub-module 
Capacitance 
2.2mF 2.2mF 
Arm Inductance 1mH-10mH 5mH 
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 Low Voltage Simulation 3.3.1
One of the design parameters of the proposed topology is the arm inductance. This 
inductance helps maintain the output current smooth. Figure 3.10 and Figure 3.11 will 
help to illustrate how the output voltage is affected by the arm inductance. When 1mH 
was used the output current shows a perceptible ripple. If the ripple current is too high it 
can present potential damage to the semiconductor devices. A 10mH arm inductance is 
used next in order to improve this ripple current. When comparing the current on both 
plots the improvement in the current ripple is very clear. However when increasing the 
arm inductance the current will lag the voltage more, this needs to be taken into account 
because it will affect the capacitor voltage ripple. When the current lags the voltage the 
top ripple shown in Figure 3.12 will slightly increase. However this effect is very small in 
comparison to the effect due to the output current magnitude.   
 
Figure 3.10: Inverter output with arm inductance of 1mH. 
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Figure 3.11: Inverter output with arm inductance of 10mH. 
 
Figure 3.12: Capacitor voltage ripple. 
 
A signal of interest is the capacitor voltage ripple. Figure 3.12 shows the capacitor 
voltage for the simulation result with 10mH as the arm inductance. Notice that the 
capacitor voltage ripple is about 2% of the total capacitor voltage. Another observation is 
that the ripple voltage is clearly riding on top of an average voltage; this average voltage 
is set by the full bridge converter. As long as the capacitor can be charged back to this 
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average value there is no need for voltage balancing in the proposed topology. If that was 
not the case and no voltage balancing is desired then either the number of sub-modules 
needs to be increased or the capacitance must be increased.  
 
Figure 3.13: Over current output signals. 
 
It is of interested to know what will happen when a fault on the gird side occurs. This 
normally will lead to an over current for the inverter. As a test Figure 3.13 shows the 
output signals when the output current is about four times the rated current. Notice that 
the main effect is the capacitor voltage ripple becoming larger. This will distort the 
voltage levels reducing the rated output voltage capabilities. However the inverter can 
operate in this state for short periods of time. 
 
 High Voltage Simulation 3.3.2
As mentioned previously, a good application for the proposed topology is PV power 
plants. PV power plants produce a large amount of power. A typical PV power plant 
output voltage is 34.5kV; using this output voltage a 60 MW inverter was simulated. 
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However for such a high voltage 8 modules per leg are too few, about 200 modules per 
arm are need to get reasonable results. Knowing this the simulation was still done with 8 
modules due to computational resource limitations. Figure 3.14 shows the output signals 
for a high voltage inverter.   
 
Figure 3.14: High voltage output signals. 
This simulation shows that switching wise, it is possible to design an inverter that can 
output high voltages. The proposed topology has the advantage that it can step up the 
voltage in 2 different ways: transformer turns ratio, and adding more sub-modules. A 
combination of these two can be used to easily achieve high voltage levels.   
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Chapter 3 
4 HARDWARE DESIGN 
A 9-level prototype that validates the concept presented in this dissertation is design 
and tested. A 1.2 kW power supply, with a voltage of 100 V serves as the input DC 
source to the prototype. For simplicity and proof of concept, half-bridge sub-modules are 
used, although it is more practical to use full-bridge HFL-SM (shown in section 2.2.3). 
To reduce the prototype component cost, each HFL-SM is designed to operate at 50V 
(turns ratios of 2:1). This limits the output peak to peak voltage to 400 V  as shown on 
(4.1).  
 𝑉𝑝−𝑝 ≤ NSM  (
𝑁𝑝
𝑁𝑠
) 𝑉𝐷𝐶            (4.1) 
where Vp-p is the peak to peak output voltage, NSM the number of submodules used per 
phase, Np and Ns the number of turns in the primary and secondary winding of each 
module high frequency transformer, and VDC is the input DC voltage. 
 
4.1 Primary Converter: Semiconductors 
The primary inverter has to switch the bulk of the power at a switching frequency of 20 
kHz. This large amount of power will result in a large amount of switching losses at the 
primary converter as compared to the sub modules. To reduce the switching losses soft 
switching (also known as zero current switching “ZCS” and zero voltage switching 
“ZVS) is recommended. For the proof of concept prototype avoiding these loses aren’t a 
priority, therefore soft switching will not be implemented. To ensure the switching losses 
will not create any overheating problems a device module that is rated for a much higher 
power will be used, this will of course increase the losses more but all well within the 
capabilities of the module. Pair of Power-EX dual-IGBT modules (CM200DX-24S) is 
used as the two legs of this inverter. Each of these modules is rated for 200 A and 1200 V 
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this makes them extremely rugged both thermally and electrically, a desired trait to for a 
prototype hardware.  
 
The estimated loss on each module can be found by adding the estimated conduction loss 
and the estimated switching loss as shown in (4.2); 
 𝑃𝐿𝑜𝑠𝑠 = 𝑃𝐶𝑜𝑛𝑑𝑙𝑜𝑠𝑠 + 𝑃𝑆𝑊𝑙𝑜𝑠𝑠      (4.2) 
The switching losses include the turn ON losses, turn OFF losses, and reverse recovery 
losses for both the IGBT and diode as shown in (4.3) 
 𝑃𝑆𝑊𝑙𝑜𝑠𝑠 = (𝐸𝑂𝑁 + 𝐸𝑂𝐹𝐹 + 𝐸𝑟𝑟) ∗  𝑓𝑆𝑊           (4.3) 
where the EON is the energy lost during turn on, EOFF is the energy lost during turn off, 
and Err is the reverse recovery energy lost. These losses are taken from empirical 
measurement done by the manufacturer and are found on the modules datasheet. Notice 
that these are values for each switch, and thus calculations have to include the energy for 
both top and bottom device of a half-bridge leg. Using the equations shown above and the 
device parameters found on Table 4.1, we can estimate the total losses for a 1 kW and 5 
kW converter to be 𝑃𝐿𝑜𝑠𝑠1𝑘𝑊 =  27.78 𝑊 and 𝑃𝐿𝑜𝑠𝑠5𝑘𝑊 = 57.75 𝑊 on each leg. The total 
power loss on the primary converter would be twice the amount, therefore the estimated 
primary converter efficiency is 94.44% for 1 kW and 97.69% for 5 kW. Using the 
estimated loss and the module thermal resistance found to be 0.273 °C/W from the 
junction to the ambient, we can estimate the module junction temperature using (4.4). 
 𝑇𝑗 − 𝑇𝑎 = 𝑅𝑇𝐻,𝑗−𝑎 𝑃𝐿𝑜𝑠𝑠  (4.4) 
where Tj is the junction temperature, Ta is the ambient temperature, RTH,j-a is the half-
bridge module thermal resistance from the junction to the ambient, and PLoss is the power 
loss on one of the primary half-bridge modules. For 1 kW the expected temperature rise 
is about 15.2 °C, and 31.5 °C for 5 kW. 
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Table 4.1: Power-EX dual-IGBT module (CM200DX-24S) Parameters 
Parameters Value 
Collector-Emitter Voltage 1200 V 
Collector Current 200 A 
Maximum Junction Temperature 150 °C 
Collector-Emitter Resistance (per switch) 1.1 mΩ 
Turn-on energy (adjusted for 1 kW) 340 μJ 
Turn-off energy (adjusted for 1kW) 583.3 μJ 
Reverse recovery energy (adjusted for 1kW) 466.7 μJ 
Maximum Power Dissipation of Module HS 1500 W 
Equivalent Thermal Resistance (RTH,j-a) 0.273 °C/W 
 
 Typically a 2-leg inverter is required to have two types of capacitance connected to the 
DC link. One is known as the bulk capacitance, this capacitor can often be a capacitor 
bank and it scales up exponentially as the power of the converter increases. This 
capacitor serves as an energy buffer for inverters where the instantaneous input and 
output power do no match; this is the case for a 1φ inverter. By providing the energy 
mismatch a bulk capacitor bank keeps the DC link voltage constant when a weak source 
(i.e. PV panel) is used as the input. The primary converter proposed on this topology 
doesn’t have an instantaneous power mismatch, both input and output power are constant, 
thus no bulk capacitor is needed. The second type of capacitance in the DC link is used as 
a snubber, and needs to be as close to the switched as possible. As the converter carries a 
high current switched at a relatively fast speed, voltage spikes can appear. This is because 
the cable that connects the DC source to the converter is inductive, especially more if the 
cable is long. A film capacitor is directly connected to the DC link of each module to 
provide a low impedance path for the high frequency currents, and prevent the voltage 
spike. These are shown along with an overall picture of the primary inverter prototype in 
Figure 4.1. 
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Figure 4.1: Primary side inverter hardware prototype. 
 
4.2 High Frequency Bus 
The high frequency bus (HF-Bus) is one of the key factors of the system and it has to 
be designed correctly in order to avoid voltage spikes and EMI noise. The proposed 
hardware prototype is designed to have 10 A switching at 20 kHz, with an expected 
voltage potential of 100 V between two busses. When designing the HF-Bus, it is 
important to minimize the skin effect, keep length to a minimum, and EMI noise to as 
low as possible.  Using (4.5), the thickness of a rectangular conductor is calculated to be 
less than 0.96 mm. To keep the inductance, EMI, and losses to a minimum, multiple 
positive and negative bus bars are stacked, as shown in Figure 4.2. The shaded part is the 
negative bus and it is underneath the positive bus, represented with solid white. Each bus 
is cut in the form shown by the solid white but, then every other bus is flipped along the 
center horizontal axis such that all the tabs of the positive and negative bus line up in the 
areas marked with “+” and “-“. For the proposed hardware prototype only one layer is 
needed for the relatively low power in the experimental setup. A flat wire of 0.5588mm 
(22mils) thickness and 50.8mm (2”) width was selected due to its large cross section area 
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with a small thickness. The cross-sectional area of this wire is comparable to that of an 
AGW 6 wire, for which the recommended maximum current is 37 A. Each bus has to be 
isolated with Kapton tape and care must be taken so that no sharp edges puncture the 
tape. 
-
- -- -
Primary
SubModule SubModule SubModule SubModule
+ + + +
+
 
Figure 4.2: High frequency bus bar configuration. 
 
 
4.3 High Frequency Link – Submodule: Transformers 
The transformer design considerations are as follows: avoid core saturation, minimize 
the leakage inductance, minimize skin effect on the wires, and selecting the appropriate 
turn ratio. To ensure a minimal leakage it is advised that a toroid core should be used 
with the primary and secondary winding turns kept as close as possible. To assure a full 
usage of the cable (minimize skin effect) the wire thickness/radius should be based on 
(4.5) [33] 
 𝛿 = √
2𝜌
𝜔𝜇
  √√1 + (𝜌𝜔𝜖)2 + 𝜌𝜔𝜖  (4.5) 
where 𝛿 is the distance from the surface to where the current density drops to e-1 times of 
the surface current, 𝜔 is the angular frequency of the signal in the wire, 𝜌 is the 
permittivity of the wire, and 𝜇 is the permeability of the wire.  
For a rectangular copper wire, the thickness of the wire should not be more 
than 2𝛿(𝑐𝑜𝑝𝑝𝑒𝑟 @20𝑘 𝐻𝑧) ≈  0.92 𝑚𝑚. A flat copper cable with a thickness of 0.5 mm 
and width of 2 mm (AWG 17 equivalent) is selected to accommodate the previously 
mention restriction. 
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The flux density in the core should not exceed the material’s saturation point (𝐵𝑠𝑎𝑡) for 
the designed switching frequencies (10 kHz - 20 kHz). Ferrite cores are among the most 
common core materials and come in many shapes and sizes. Compared to other high 
performance materials (e.g. amorphous and nanocrystalline), ferrite is very inexpensive, 
making it ideal for MMCs. A typical ferrite core saturates at approximately 0.35T. The 
first step to find an appropriate core starts by defining the peak flux density with (4.6). 
 𝐵𝑝𝑒𝑎𝑘 =
𝜇𝜇0𝑁𝐼𝑝𝑒𝑎𝑘
𝑙𝑒
  (4.6) 
The peak magnetizing current can be estimated using (4.7) and (4.8),   
 𝐼𝑝𝑒𝑎𝑘 =
𝑉𝑖𝑛Δ𝑡
2𝐿𝑚
     (4.7) 
 𝐿𝑚 =
𝑁2𝜇𝜇0𝐴𝑒
𝑙𝑒
    (4.8) 
Substituting (4.7) and (4.8) into (4.6) yields (4.9) where 𝑉𝑖𝑛 = 100 𝑉, 𝑎𝑛𝑑  Δ𝑡 =
0.5
10 𝑘𝐻𝑧
  (half a cycle). 
 𝐵𝑝𝑒𝑎𝑘 =
𝑉𝑖𝑛Δ𝑡
2𝑁𝐴𝑒
         (4.9) 
A core with  𝐴𝑒 = 305.9 𝑚𝑚
2 was selected to avoid core saturation. The number of 
primary turns is then calculated using (4.10). The parameters of the designed transformer 
shown inTable 4.2 and the mean and standard deviation for the 24 built transformers in 
TABLE 4.3. An example is shown in Figure 4.3. 
 𝑁 ≥
𝑉𝑖𝑛Δ𝑡
2𝐵𝑝𝑒𝑎𝑘𝐴𝑒
= 24 𝑡𝑢𝑟𝑛𝑠      (4.10) 
Table 4.2: Transformer Design Parameters 
Parameter Value Parameter Value 
𝑽𝒊𝒏 100 V 𝑵𝒑: 𝑵𝒔 50:25 turns 
𝑳𝒎 31 mH 𝒍𝒆 152 mm 
𝑨𝒆 306 mm
2
 𝝁
𝒓
 5000 
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𝒇𝒔𝒘,𝒎𝒊𝒏 5 kHz 𝒇𝒔𝒘,𝒎𝒂𝒙 60 kHz 
 
Table 4.3: Manually Wrapped Transformer Parameters 
𝝁
𝑳𝒎
  𝝈𝑳𝒎  𝝁𝑳𝒍𝒌𝒈
 𝝈𝑳𝒍𝒌𝒈  
30.29 mH 2.44 mH 5.97 𝜇H 1.2 𝜇H 
 
 
Figure 4.3: Transformer of High Frequency Link Sub-Module. 
4.4 High Frequency Link – Submodule: Capacitors 
The capacitor needs to be sized correctly to keep the voltage ripple within an acceptable 
level. Voltage ripple in the capacitor leads to unwanted second order harmonics in an 
open loop system. The capacitor behavior is described using the differential equations 
(4.11) and (4.12). 
 
𝑑
𝑑𝑡
𝑣𝑐(𝑡) =
(𝑖𝐿(𝑡)−𝑖𝑜𝑢𝑡(𝑡))
𝐶
      (4.11) 
 
𝑑
𝑑𝑡
𝑖𝐿(𝑡) =
(𝑣𝑖𝑛(𝑡)−𝑣𝑐−𝑅𝑒𝑞𝑖𝐿(𝑡))
𝐿𝑙𝑘𝑔
      (4.12) 
 
where iL is the rectified secondary current, Req is the equivalent resistance between Vin 
and the capacitor, and iout is the output current of the module. For a module that is ON for 
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the duration of a half cycle, (4.11) and (4.12) calculate the ripple voltage with different 
capacitance values. The results are shown in Figure 4.4 for a constant active power of 1 
kW and a variable reactive power. A capacitance of 2.2 mF is enough to keep the ripple 
well below 5% if the reactive power is lower than 600VAR (pf = 0.625). Note that when 
multiple sub-modules are used, each is only ON for a fraction of the time consider in the 
calculation above. Therefore this ripple represents the worst case scenario. 
 
Figure 4.4: (a) Voltage ripple percentage for different capacitance values (b) envelope of 
the capacitor voltage for a 2.2mF capacitor. 
 
4.5 High Frequency Link – Submodule: Semiconductors 
The HFL-SM is implemented as a 9 level; three phase MMC with half-bridge sub-
modules. The number of IGBTs needed can be calculated as; 
 
    2 ∗ 𝑁𝑆𝑀 ∗ 3 = 2 ∗ (9 − 1) ∗ 3 = 48 IGBTs       (4.13) 
 
0 200 400 600 800 1000
0
2
4
6
8
Cap. Ripple Simulation: P= 1 [kW], Vg= 120 [V]
V
ri
p
p
le
[%
]
Reactive Power [VARs]
 
 
1mF
2mF
3mF
4mF
5mF
0 200 400 600 800 1000
47
48
49
50
51
2
.2
 m
F
 C
a
p
. 
V
o
lt
a
g
e
 [
V
]
Reactive Power [VARs]
(a)
 
 
V
max
V
min
  55 
Notice that if full-bridge sub-modules are used, the number of modules needed would be 
reduced to half but the number of switches would remain the same. A Power-EX dual-
IGBT module (CM100DU-12F) was used in each HFL- SM. For the diode bridge 
rectifier, a general purpose fast recovery diode (TO220AC) was selected to ensure fast 
switching times and low reverse recovery currents to minimize the losses. Each HFL-SM 
is equipped with a DC-DC converter that powers the driver from the capacitor, removing 
the need for an external or isolated power supply. The power consumed by the driver is 
approximately 2.5 W and is drawn directly from the inverter, ensuring that the driver 
losses are included in the efficiency measurements. An example of a HFL-SM is shown 
in Figure 4.5. 
 
 
Figure 4.5: HFL-SM hardware prototype. 
 
 
4.6 FPGA Controller 
The controller used in the experimental setup is a Spartan 6 FPGA board 
combined with a dual buffer stage (see Figure 4.6). 
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Figure 4.6: Signal Buffer (3.3 V to 15 V) and FPGA board (Spartan 6). 
 
 
4.7 Signal Driver 
The first is a bidirectional buffer stage that turns the 3.3 V switching signals from 
the FPGA to 5 V. Signals form an ADC can be connected to this stage for measurement 
purposes. The second buffer stage steps up the 5 V signals to 15 V signals that travel on 
CAT6-RJ45 cables to prevent noise from unintentionally turning ON a device. A Power-
EX driver (VLA504-01) receives the 15V signals; these are optically isolated to maintain 
galvanic isolation between different HFL-SM. 
 
4.8 Loss Estimation 
 Primary Converter Semiconductor Losses: 4.8.1
From section 4.1, the semiconductor losses have been estimated at𝑃𝐿𝑜𝑠𝑠𝐼𝐺𝐵𝑇 =
 55.6 𝑊.  
 
 Core Losses on HF Transformers: 4.8.2
To calculate the core losses we use (4.14) from the manufacturers datasheet. 
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    𝑃𝑐𝑜𝑟𝑒 = 3.397 𝑓
1.979 Δ𝐵2.628  [
𝑚𝑊
𝑐𝑚3
]       (4.14) 
where 𝑓 is the switching ripple frequency on the core in kHz, and Δ𝐵 is the peak ripple 
flux density. This equation includes both hysteresis losses and eddy losses for the 
specified core. Each HF core loss is estimated to be 2.44 W, for a total of 58.8 W for all 
24 transformers.  
 
 Copper loss on Transformer: 4.8.3
At 20 kHz the resistance of the primary coil was measured at 24 mΩ and 12 mΩ 
on the secondary coil, transposed to the primary for a total of 48 mΩ. The copper loss 
will vary from sub-module to sub-module, as some are conducting for longer and thus 
draw more current. If we assume we can balance out the use sub-modules over time, then 
we can find the average loss on a single module using the input current divided by the 
number of modules as seen on (4.15). 
      𝑃𝑐𝑜𝑝𝑝𝑒𝑟 = (
𝐼𝑖𝑛
𝑁
)
2
𝑅                    (4.15) 
where R is the equivalent resistance at the primary coil, and N is the total number of sub-
modules. It can be found that the copper loss on each HF transformer is 8 mW, and 0.2 W 
in total. This is much smaller compared to the core losses, a future design could consider 
using a different material for the core (e.g. Sendust) with lower core losses or optimize 
the design more. 
 
 MMC Stage Semiconductor Losses: 4.8.4
The device characteristic are similar to that found on the primary converter, the 
difference being the voltage used is half as much. At any moment only one sub-module 
per phase is switching in and out, therefore the switching losses can be estimated as if 
only one module was doing all the switching. At a switching frequency of 20 kHz, the 
switching losses per phase can be calculated to be 13.83 W, for a total of 41.5 W in all.  
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For the conduction losses, each submodule is always conducting through one IGBT, 
therefore an equivalent ON-resistance can be found by multiplying the number of sub-
modules with the ON-resistance of a single IGBT. In the experimental setup this is a total 
of 26.4 mΩ per phase. This corresponds to a total of 5.5 W in conduction losses. The 
losses in the semiconductors at the MMC stage are the sum of switching and conduction 
losses, a total of 47 W.  
 
 Estimated Efficiency: 4.8.5
Assuming a 1 kW output power, the efficiency for the primary converter is 
estimated at 94.4% and the efficiency for the MMC stage is estimated at 89.4%. The total 
estimated efficiency of the prototype is 84.43%. There are three big item losses on the 
prototype, in order these are; core losses, MMC stage switching losses, and primary stage 
switching losses. The switching losses can be improved by selecting lower rated devices, 
using wide band gap devices (e.g. SiC and GaN), and implementing a soft switching 
strategy on the primary converter. The core losses make up for more than 35% of the 
total losses and they can be reduced by selecting a different core material, however in 
order to maximize the efficiency the design needs to be optimized. 
 
 
4.9 Hardware Results 
The 1 kW prototype was programed using the system generator tool package from 
Xilinx. This tool allowed the use of blocks in a Simulink environment to program the 
FPGA (Figure 4.7). It also includes co-simulation capabilities that allow for the change of 
variables in real time (Figure 4.7); this was used to control the switching frequency of 
both primary converter and MMC, primary effective duty cycle, output frequency, and 
modulation index. A picture of the experimental setup is shown on Figure 4.8, each 
horizontal plane has 8 submodules that make up a phase leg, and the primary converter is 
located in the middle of the table. From left to right the top of the bench sits the input DC 
source, power supply for the primary converter, and oscilloscope. 
  59 
 
 
    
 
Figure 4.7: (Left) System Generator code for prototype, (Right) co-simulation 
environment for the experimental setup. 
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Figure 4.8: Prototype experimental setup. 
 
 Operating Voltage and Current Waveform 4.9.1
The voltage and current at the primary and secondary side of one of the HF transformers 
are shown in Figure 4.9. The phase to neutral output voltages can be seen in Figure 4.10, 
along with the phase-A current. Notice that each phase voltage has a total of 9 levels and 
each level is pulsed width modulated at 10 kHz. The load of the inverter was a three-
phase resistive load of 58.6 Ω in series with a 45 mH smoothing inductance per phase. 
The three-phase output line currents can be seen in Figure 4.12 and the line-to-line 
voltages can be seen in Figure 4.11.  
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Figure 4.9: High frequency link voltage and current for 20kHz case (Primary and 
Secondary Voltage and Current on HF transformer). 
 
 
 
Figure 4.10: Output three phase line to neutral voltages, and line current. 
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Figure 4.11: Output three phase line to line voltages, and line current. 
 
 
Figure 4.12: Measured line currents at the output. 
 
 Capacitor Voltage Ripple 4.9.2
One of the valuable claims of the proposed topology was the ability to self-balance the 
capacitor voltages, in the experimental setup there was no voltage balancing algorithm 
being performed. Figure 4.13 and Figure 4.14 show the capacitor voltage and the ripple 
over the average. Figure 4.13 shows a very interesting result; here one of the capacitor is 
sitting at a higher voltage due to a slightly different turn ratio on those modules HF-
transformer. This waveform was capture after 30 mins of operation and as we see the 
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capacitor voltages are not diverging, this confirms that in fact the proposed topology is 
self-balanced. Notice the ripple difference shown in Figure 4.14, because the prototype is 
using a level shifted PWM some sub-modules are expected to be used more than others. 
This reflects to a higher ripple on that sub-module, one way to reduce the overall ripple is 
to implementing a phase shifted PWM. However this will require more switching, which 
will in turn reduce the efficiency. Another approach would be to cycle the PWM level 
shifted every line cycle, with this the maximum average ripple over time can be reduced.   
 
  
Figure 4.13: Capacitor voltage of 4 different HFL-SM (on the same arm). 
 
 
Figure 4.14: Capacitor ripple voltage of 4 different HFL-SM (on the same arm). 
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Total Harmonic Distortion 
 
Figure 4.15 shows the frequency spectrum of the line-to-line voltage taken at the output 
of the converter. As expected, there are some peaks in the amplitude spectrum around the 
PWM switching frequency and its harmonics. The measured THD for the line to line 
voltage is 13.27%. Similarly, Figure 4.16 shows the amplitude frequency spectrum for 
the line currents, the THD is reduced to about 4.7%. In the current frequency spectrum, 
most of the harmonic distortion comes from the lower order harmonics shown in Figure 
4.17. For example, the 2
nd
 order harmonic is present due to the capacitor voltage ripple 
(seen in Figure 4.13) passing into the load due to open-loop control. By implementing 
closed-loop current control, all of the lower order harmonics can be greatly reduced. 
 
 
Figure 4.15: Frequency spectrum of measured VLL (High order harmonics). 
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Figure 4.16: Frequency spectrum of measured IA (High order harmonics). 
 
 
Figure 4.17: Frequency spectrum of measured IA (Low order harmonics). 
 
 Efficiency and Loss Calculation 4.9.3
 
From the FFT analysis the RMS value for the fundamental current is found to be 2.17 
A with a load resistance of 58.6 Ω. 
𝑃𝑜𝑢𝑡 = 3 𝑅𝑙𝑜𝑎𝑑 (𝐼60𝐻𝑧,𝑅𝑀𝑧)
2  =  831 𝑊  (12) 
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By measuring the high frequency bus voltage and current the power to the high frequency 
bus is measured at 959 W. The input power to the inverter was 1029 W (including 5 W 
drawn by the H-bridge drivers). Using these values, Figure 4.18 summarizes the 
efficiencies, where η is the calculated efficiency. For the HFL-SMs, the driver power 
consumption is estimated to be 15W, with the other 113 W corresponding to switching, 
conduction, and transformer core losses. 
η=86.4%
H-
Bridge
1029 W
HFL-SMs
&
HF Bus
η=93.2%
η=80.8%
831 W
 
Figure 4.18: Efficiency for hardware prototype. 
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5 CONCLUSION  
The MMC with isolated high-frequency link proposed in this dissertation offers a 
scalable low voltage DC to medium voltage AC grid interface connection. It has the 
benefits of an MMC (e.g. low THD, modularity, and scalability), without the need of 
implementing complicated voltage balancing methods. It also offers a unidirectional 
power flow and galvanic isolation, making it ideal for PV applications. 
Due to the nature of the primary converter it is possible to achieve ZVS and a strategy 
has been proposed in order to increase the overall efficiency of the inverter. This strategy 
involves using the transformer leakage inductance to create a resonant transition that will 
allow for ZVS. Because the primary converter powers all three phases the power and 
current are constant, this makes the implementation of the ZVS more feasible. 
As the switching losses are reduced, the high-frequency transformer core losses 
become more dominant; with a high number of sub-modules it will become crucial to 
minimize these. The current design with a ferrite core has core losses that are too high; 
this is mostly due to hysteresis losses. Core materials like MPP (molypermalloy) and 
Sendust although slightly more expensive will have fewer core losses.  
The functionality of the proposed topology has been confirmed through both 
simulation and experimental results. An active and reactive power control strategy has 
been suggested, this will enable the proposed converter to actively support the grid. The 
MMC with isolated high-frequency link is a promising solution for medium voltage 
utility scale connections.   
 
         
 
5.1 Future Work 
The following are proposed as future work to improve the viability of the proposed 
topology;  
1)  Optimize the high-frequency transformer design to improve the efficiency. 
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2)  Use wide band gap devices on the primary converter, along with a properly design 
ZVS resonant transition in order to maximize the primary converter efficiency. 
3)  For the prove of concept a half-bridge sub-module was used, however a full-bridge 
sub-module is recommended for future experiments due to its overall lower hardware 
investment. 
4)  Implement the proposed controlled strategy for active and reactive power flow into 
the grid, and confirm proper operation with the experimental setup.  
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